If you’re new here, start with these:
➡️ Pipelined RISC CPU (Verilog)
- 5-stage pipeline
- Data forwarding, load-use stalling, branch flush
- Built + debugged at the cycle level
➡️ MESI Cache Coherence Simulator
- Multi-core, bus-based coherence
- Handles races, invalidations, writebacks
- Stress-tested beyond “happy path” cases
I work mostly on computer architecture, embedded systems, and hardware-adjacent software.
