Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

request for field to substitute different name for blackbox and block name #50

Open
ghost opened this issue Aug 20, 2019 · 0 comments
Open

Comments

@ghost
Copy link

ghost commented Aug 20, 2019

While creating a duh document (json5) using duh init command following are the fields which need to be filled in
$ duh init slaveapbi2ssynopsys.json5
? Document file name slaveapbi2ssynopsys.json5
? Block name SynopsysApbI2sSlave
? version 0.1.0
? Please write a short description about the block
? Block type component
? Source type Verilog
In the above options can there be a new field for blackbox name since in the verilog top level modules that i have access to, have an _ in their name. Now in the current duh it uses the Block name in all the class names in the generated scala source files due to which we can't uses Block name with an _ the workaround for which is to manually edit *-base.scala to change blackbox name to actual one which contains _

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

0 participants