Skip to content

Navigation Menu

syntacore

Explore
By company size
By use case
By industry
View all solutions
Topics
- AI
- DevOps
- Security
- Software Development
- View all
Explore
- GitHub Sponsors
  Fund open source developers
- The ReadME Project
  GitHub community articles
Repositories
- Enterprise platform
  AI-powered developer platform
Available add-ons
Pricing

Search code, repositories, users, issues, pull requests...

Search

Clear

Search syntax tips

Provide feedback

We read every piece of feedback, and take your input very seriously.

Include my email address so I can be contacted

Saved searches

Use saved searches to filter your results more quickly

Name

Query

To see all available qualifiers, see our documentation.

You signed in with another tab or window. Reload to refresh your session. You signed out in another tab or window. Reload to refresh your session. You switched accounts on another tab or window. Reload to refresh your session.

Dismiss alert

Syntacore

96 followers
http://syntacore.com
info@syntacore.com

Overview
Repositories
Projects
Packages
People

More

Overview
Repositories
Projects
Packages
People

Pinned Loading

scr1 scr1 Public

SCR1 is a high-quality open-source RISC-V MCU core in Verilog

SystemVerilog 860 275
scr1-sdk scr1-sdk Public

open-source SDKs for the SCR1 core

C 68 32

Repositories

Loading

Type

Select type

All Public Sources Forks Archived Mirrors Templates

Language

Select language

All Assembly C C++ Java LLVM Makefile Python SystemVerilog TeX Verilog

Sort

Select order

Last updated Name Stars

Showing 10 of 39 repositories

snippy Public

syntacore/snippy’s past year of commit activity

LLVM 40 4 12 (2 issues need help) 2 Updated Nov 7, 2024
linux Public

syntacore/linux’s past year of commit activity

C 2 1 0 0 Updated Oct 21, 2024
scr1-sdk Public
open-source SDKs for the SCR1 core

syntacore/scr1-sdk’s past year of commit activity

C 68 32 1 (1 issue needs help) 0 Updated Sep 26, 2024
scr1 Public
SCR1 is a high-quality open-source RISC-V MCU core in Verilog

syntacore/scr1’s past year of commit activity

SystemVerilog 860 275 2 (1 issue needs help) 0 Updated Sep 26, 2024
opensbi Public

syntacore/opensbi’s past year of commit activity

C 1 0 0 0 Updated Sep 13, 2024
zephyr Public Forked from zephyrproject-rtos/zephyr
Primary GIT Repository for the Zephyr Project

syntacore/zephyr’s past year of commit activity

C 1 Apache-2.0 6,648 0 0 Updated Jun 27, 2024
syntaj21 Public Forked from openjdk/jdk21u
https://openjdk.org/projects/jdk-updates

syntacore/syntaj21’s past year of commit activity

Java 0 GPL-2.0 136 0 0 Updated Jan 24, 2024
syntaj17 Public

syntacore/syntaj17’s past year of commit activity

Java 1 GPL-2.0 0 0 0 Updated Feb 9, 2023
riscv-binutils-gdb Public Forked from riscvarchive/riscv-binutils-gdb
RISC-V port of GDB

syntacore/riscv-binutils-gdb’s past year of commit activity

C 3 GPL-2.0 235 0 0 Updated Dec 21, 2022
qemu Public

syntacore/qemu’s past year of commit activity

0 0 0 0 Updated Dec 12, 2022

View all repositories

People

This organization has no public members. You must be a member to see who’s a part of this organization.

Top languages

Loading…

Most used topics

Loading…

Footer

© 2024 GitHub, Inc.

Footer navigation

Terms
Privacy
Security
Status
Docs
Contact

You can’t perform that action at this time.