Skip to content
View tplin1999's full-sized avatar

Block or report tplin1999

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
tplin1999/README.md

Education

  • National Central University / Department of Electrical Engineering Master 2022.09 ~ 2024.08
  • National Central University / Department of Electrical Engineering Bachelor 2017.09 ~ 2021.08

Email

Popular repositories Loading

  1. tplin1999 tplin1999 Public

    Config files for my GitHub profile.

  2. 2021_CAD_Contest_Problem_F 2021_CAD_Contest_Problem_F Public

    這份程式是 2021 CAD Contest Problem F(推廣題) 的作法，關於題目的詳細敘述和測試資料可以到2021 CAD Contest的網站查看(http://iccad-contest.org/2021/tw/)

    C++

  3. Verilog_Generator Verilog_Generator Public

    Verilog generator是一個 EDA工具，這個工具可以將 benchmark轉換成 Verilog的形式。

    C++

  4. eeg-code eeg-code Public

    MATLAB

  5. UML-Editor UML-Editor Public

    The simple UML editor was written in JAVA. Using OOP concept.

    Java

  6. Divider Divider Public

    Signal Divider(÷3 ÷6 ÷8)

    SourcePawn