🎯
Focusing
Pursuing Masters in Electrical and Computer engineering.
Interested in Pre-Silicon Verification and RTL Design for ASIC and FPGA chips.
-
University of Maryland, College Park
- Maryland
Popular repositories Loading
-
Smart-University-System
Smart-University-System PublicDesigning the ERD block diagram and tabulating all the user stories through which we create the binary search tree for this particular application(Graphviz format)
-
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.