Skip to content

[SYCL][E2E] Disable fill_any_size.cpp on FPGA #12534

[SYCL][E2E] Disable fill_any_size.cpp on FPGA

[SYCL][E2E] Disable fill_any_size.cpp on FPGA #12534

Triggered via pull request January 10, 2025 16:09
@sarnexsarnex
synchronize #16590
sarnex:fill
Status Success
Total duration 5m 14s
Artifacts 1

pr-code-format.yml

on: pull_request
code_formatter
5m 4s
code_formatter
Fit to window
Zoom out
Zoom in

Annotations

1 warning
code_formatter
ubuntu-latest pipelines will use ubuntu-24.04 soon. For more details, see https://github.com/actions/runner-images/issues/10636

Artifacts

Produced during runtime
Name Size Digest
workflow-args Expired
135 Bytes
sha256:476b179abe67b2665a0c241e4e005daaf57c4c0195a4b58127463fbf8d1bc6a7