Skip to content

Conversation

@andcarminati
Copy link
Collaborator

In some cases, REG_SEQUENCE is hoisted by MachineLICM, increasing register pressure. This PR packs the selection of VMAC_f_vmac_bf_vmul_bf_core_X_X into a pseudo instruction, which avoids the use of REG_SEQUENCE, reducing the pressure in some benchmarks.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant