Skip to content

Pull requests: Xilinx/llvm-aie

New pull request New
53 Open 609 Closed
53 Open 609 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[AIEX]Refactor extract 128-bit subvector legalizer.
#690 opened Oct 24, 2025 by niwinanto Loading…
8
[AIE2P] Allow spilling vector/accumulator registers to registers instead of memory
#688 opened Oct 24, 2025 by F-Stuckmann • Draft
[AIEX] Extend Staged 2D/3D regalloc to avoid spills
#685 opened Oct 21, 2025 by andcarminati Loading…
7
[AIEX] Add a latency-aware heuristic component to AIEWAWRegRewriter
#682 opened Oct 17, 2025 by andcarminati Loading…
35
feat(tosa): sink tosa ops through tosa.concat
#671 opened Oct 1, 2025 by gerion-amd Loading…
105
[DRAFT] [AIEX] simplify Debug types across AIE architectures
#670 opened Oct 1, 2025 by F-Stuckmann • Draft
4
[AIE2P] Add alternative calling convention for library calls
#664 opened Sep 24, 2025 by konstantinschwarz Loading…
3
[DRAFT][AIE2P] Add pseudo to handle VMAC_f_vmac_bf_vmul_bf_core_X_X
#649 opened Sep 11, 2025 by andcarminati Loading…
Rewrites reshapes that are adding 1-sized dims and are followed by a tile on the one-sized dim to a tile on the original shape followed by a reshape.
#637 opened Sep 3, 2025 by jorickert • Draft
2
[AIE2P][Vectorization] Support for reduction in Peano
#604 opened Aug 7, 2025 by Sameeranjoshi Loading…
[AIE2P] Fix broadcast intrinsics.
#503 opened Jun 24, 2025 by SagarMaheshwari99 Loading…
6
[aie][aie2p] Global Isel : trunc vector when size(src)/size(dst) = 4
#496 opened Jun 20, 2025 by newling Loading…
19
[AIE2] Alias Analysis using AddrSpace Info
#484 opened Jun 10, 2025 by martien-de-jong • Draft
4
[AIE2P] Add SingletonCopyEdges dag mutator in pre-scheduler
#469 opened May 14, 2025 by khallouh Loading…
4
[AIE2P] Support all 64-bit-destination G_BUILD_VECTOR in legalizer
#467 opened May 13, 2025 by khallouh Loading…
11
Fix various compile warnings
#458 opened May 7, 2025 by philippjh Loading…
6
[AIE2p] Use multi-slot pseudo for const COPY with unique def
#454 opened May 2, 2025 by krishnamtibrewala Loading…
9
[AIE2P] Allow more address chaining and add a profitability check heuristic
#451 opened Apr 28, 2025 by khallouh Loading…
19
[WIP] Enhance 3D register allocation strategy
#442 opened Apr 22, 2025 by krishnamtibrewala • Draft
18
[Draft][wip] Support composite vector register class for register allocation.
#433 opened Apr 9, 2025 by niwinanto • Draft
4
[DRAFT][AIEX] Improve pre-sched decisions for Post-SWP candidates
#429 opened Apr 8, 2025 by andcarminati • Draft
2
win ci: add workflow to build aie components
#421 opened Apr 2, 2025 by philippjh Loading…
1
[WIP] Unified G_BUILD_VECTOR combine
#385 opened Mar 12, 2025 by abhinay-anubola • Draft
3
[AIEX] Enhance combiner to support post-inc-load requiring moving multiple instructions
#369 opened Feb 24, 2025 by krishnamtibrewala Loading…
19
[AMD] avoid using upstream ci container
#276 opened Jan 17, 2025 by stephenneuendorffer Loading…
ProTip! Updated in the last three days: updated:>2025-10-24.