Verilog: add KNOWNBUG test for $low/$high

Verilog: add KNOWNBUG test for $low/$high #2484