Verilog: generate ... endgenerate is optional

Verilog: generate ... endgenerate is optional #2552