Verilog: reject non-constant parameters

Verilog: reject non-constant parameters #2563