SystemVerilog: add tests for const
#1519
syntax-checks.yaml
on: pull_request
check-clang-format
1m 18s
const
#1519