Skip to content
Syntactic checks

Verilog: add classes, interfaces, packages to parse tree #1523

Sign in to view logs

Verilog: add classes, interfaces, packages to parse tree

Verilog: add classes, interfaces, packages to parse tree #1523

Triggered via pull request October 25, 2024 13:42
@kroeningkroening
opened #789
package-to-parse-tree
Status Success
Total duration 1m 30s
Artifacts –

syntax-checks.yaml

on: pull_request
check-clang-format
1m 20s
check-clang-format
Fit to window
Zoom out
Zoom in