Verilog: typechecking for remaining binary expressions

Verilog: typechecking for remaining binary expressions #2818