Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Verilog: extract .lower() method for part select expressions #754

Merged
merged 1 commit into from
Oct 8, 2024

Conversation

kroening
Copy link
Member

@kroening kroening commented Oct 7, 2024

This moves the lowering for Verilog's part select expressions into an explicit .lower() method.

This moves the lowering for Verilog's part select expressions into an
explicit .lower() method.
@kroening kroening marked this pull request as ready for review October 8, 2024 19:05
@tautschnig tautschnig merged commit d535cb0 into main Oct 8, 2024
8 checks passed
@tautschnig tautschnig deleted the part-select-lower branch October 8, 2024 19:16
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants