Verilog: pull out recursive application of verilog_synthesist::synth_expr #755
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
kroening
force-pushed
the
synth_expr_rec
branch
from
ab546f8
to
4c0f15f
Compare
…expr Save for two cases, verilog_synthesist::synth_expr is applied recursively to the operands of the given expression. This commit pulls this out of the case split.
kroening
force-pushed
the
synth_expr_rec
branch
from
4c0f15f
to
57e4e6c
Compare
tautschnig
approved these changes
Oct 8, 2024
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
verilog_synthesist::synth_expris always applied recursively to the operands of the given expression. This commit pulls this out of the case split.