Skip to content

Verilog: fix for synthesis of continuous assignments #779

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
kroening merged 1 commit into from
Oct 18, 2024

Verilog: fix for synthesis of continuous assignments

c9e186e
Select commit
Loading
Failed to load commit list.
Merged

Verilog: fix for synthesis of continuous assignments #779

Verilog: fix for synthesis of continuous assignments
c9e186e
Select commit
Loading
Failed to load commit list.

Workflow runs completed with no jobs