[hw,mbx] Sync mailbox from integrated_dev to master#24437

Closed

Razer6 wants to merge 73 commits intolowRISC:masterfrom

Razer6:mbx-sync-to-master

Commits on Sep 26, 2024

[hw,mbx,rtl] RTL skeleton for DOE Mailbox
Razer6
committed
[hw,mbx,rtl] Implementation of the host interface
Razer6
committed
[hw,mbx,rtl] Added IRQ primitive
Razer6
committed
[hw,mbx,rtl] Rename set/clear signals for better meaning
Razer6
committed
[hw,mbx,rtl] External control register
Razer6
committed
[hw,mbx,rtl] FW2FW IRQ registers
Razer6
committed
[mbx,doc] Initial ingestion of mailbox spec

Neeraj Upasani
authored and
Razer6
committed
[hw,mbx,rtl] Add countermeasure testplan
Razer6
committed
[hw,mbx,rtl] Implement SRAM arbiter
Razer6
committed
[hw,mbx,rtl] Inbound mailbox implementation
Razer6
committed
[hw,mbx,rtl] Simplify and fix signal assignments
Razer6
committed
[hw,mbx,rtl] Refactor top-level signalling and naming
Razer6
committed
[hw,mbx,rtl] Adaptions to the signaling
Razer6
committed
[hw,mbx,rtl] No IRQ muxing between ready and abort
Razer6
committed
[hw,mbx,rtl] Make DOE Interrupt Addr/Data an alias to host interface
Razer6
committed
[hw,mbx,rtl] Recoverable alert on invalid memory access
Razer6
committed
[hw,mbx,rtl] Outbound mailbox implementation
Razer6
committed
[hw,mbx,rtl] Clarifications to the ombx signalling
Razer6
committed
[hw,mbx,rtl] Let the ombx create the DOE interrupt
Razer6
committed
[mbx] Rename OT-facing port to `core`

andreaskurth
authored and
Razer6
committed
[mbx/rtl] Fix signal names of TL-UL `sram` ports

andreaskurth
authored and
Razer6
committed
[mbx/rtl] Add missing reg WE onehot check assertion

andreaskurth
authored and
Razer6
committed
[mbx/rtl] Add missing connections to/from `mbx_soc_reg_top`

andreaskurth
authored and
Razer6
committed
[hw,mbx,rtl] Invalid range config sets busy
Razer6
committed
[hw,mbx,rtl] Make registers explicitly read-only in hardware
Razer6
committed
[hw,mbx,rtl] Raise a system IRQ if host raises an error
Razer6
committed
[hw,mbx,rtl] Add mbx to makefile and fix comment
Razer6
committed
[mbx/rtl] Comment broken assertions out

andreaskurth
authored and
Razer6
committed
[mbx] Exclude most CSRs from automated tests

andreaskurth
authored and
Razer6
committed
[sw/mbx] Add scaffold of DIF

andreaskurth
authored and
Razer6
committed
[hw,mbx,rtl] Fix undriven signals and busy clear
Razer6
committed
[mbx] Advance pointer on initial write

alees24
authored and
Razer6
committed
[hw,mbx,rtl] Fix linting errors on mailbox
Razer6
committed
[mbox/lint] Fix a concatenation error

msfschaffner
authored and
Razer6
committed
[mbx/lint] Update waiver

msfschaffner
authored and
Razer6
committed
[mbx] Assertion improvements

alees24
authored and
Razer6
committed
[mbx, dv] - First pass mbx ip dv enviorment and smoke test

Kevin Virgen
authored and
Razer6
committed
[dv,darjeeling] Include DMA and MBX smoke tests in CI

alees24
authored and
Razer6
committed
[mbx,dv] Dv tweaks to get csr tests running in the smoke regression

hcallahan-lowrisc
authored and
Razer6
committed
[hw,mbx,rtl] Defer IRQ generation until write response received
Razer6
committed
[hw,mbx] Make lint clean for unused signal
Razer6
committed
[hw,mbx,rtl] Gate all valid received with current request
Razer6
committed
[hw,mbx,rtl] Use the transition to Read or to Abort state to generate IRQ
Razer6
committed
[hw,mbx,rtl] Initialize the outbound read ptr when range becomes valid
Razer6
committed
[mbx] Correct assertion and updating of OUTBOUND_OBJECT_SIZE

alees24
authored and
Razer6
committed
[mbx, dv] Refactor tb interrupt functionality

GregAC
authored and
Razer6
committed
[mbx,dv] Add IRQ usage to mailbox smoke

GregAC
authored and
Razer6
committed
[hw,mbx,rtl] Trigger an error for out-of-bounds imbx write
Razer6
committed
[hw,mbx,dv] Add new interrupt to the DV environment
Razer6
committed
[dv,mbx] Changes for vcs support

alees24
authored and
Razer6
committed
[mbx] Fault recovery via Abort mechanism

alees24
authored and
Razer6
committed
[mbx] Abort acknowledgement always resets FSMs.

alees24
authored and
Razer6
committed
[mbx] Reset request count when abort cleared.

alees24
authored and
Razer6
committed
[mbx/dv] Create scaffold for testplan

andreaskurth
authored and
Razer6
committed
[hw,mbx,rtl] Use the transition to the Read/Abort to generate the IRQ
Razer6
committed
[mbx] Limit addresses are inclusive

alees24
authored and
Razer6
committed
[dv,mbx] Tidying, restructuring and minor fixes.

alees24
authored and
Razer6
committed
[dv,mbx] Extended smoke sequence

alees24
authored and
Razer6
committed
[dv,mbx] Placeholder stress sequence.

alees24
authored and
Razer6
committed
[dv,mbx] Extended stress testing

authored and
Razer6
committed
[dv,mbx] Vary TL-UL access/response timings.

alees24
authored and
Razer6
committed
[dv,mbx] Reduce num_iters/num_txns for mbx_stress to avoid timeouts

hcallahan-lowrisc
authored and
Razer6
committed
[mbx,dv] Test hw mechanism for reporting imbx oob

hcallahan-lowrisc
authored and
Razer6
committed
[hw,mbx,rtl] Gate the AsyncMsg support with feature strap and enable
Razer6
committed
[hw,mbx,rtl] No direct prim_generic_flop instances
Razer6
committed
[hw,mbx,rtl] Clear interrupts when acknowledging an abort
Razer6
committed
[hw,mbx,dv] Disable not implemented stress tests
Razer6
committed
[mbx/dv] Separate `mbx_stress` from `mbx_stress_all` in testplan

andreaskurth
authored and
Razer6
committed
[mbx/dv] Add `mbx_stress_zero_delays` test to `mbx_stress` test point

andreaskurth
authored and
Razer6
committed
[mbx/dv] Add test point for out-of-bound inbound mailbox accesses

andreaskurth
authored and
Razer6
committed
[hw,mbx,rtl] Move SOC_INTR_ADDR/DATA registers to the end
Razer6
committed
[hw,mbx] Update source files with new license header
Razer6
committed
[hw,mbx] Update bazel rules for generating C/Rust headers
Razer6
committed