Skip to content

@lowRISC lowRISC

Change the repository type filter

All

    Repositories list

    144 repositories

    • opentitan

      Public
      OpenTitan: Open source silicon root of trust
      SystemVerilog
      •
      Apache License 2.0
      •771•2.6k•1.2k•343•Updated Nov 7, 2024Nov 7, 2024

    • cheriot-rtos

      Public
      The RTOS components for the CHERIoT research platform
      C++
      •
      MIT License
      •45•1•0•0•Updated Nov 7, 2024Nov 7, 2024

    • sonata-system

      Public
      A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
      SystemVerilog
      •
      Apache License 2.0
      •16•28•14•9•Updated Nov 7, 2024Nov 7, 2024

    • sonata-software

      Public
      Software, build flows and examples for the Sonata System
      C++
      •
      Apache License 2.0
      •9•6•2•1•Updated Nov 7, 2024Nov 7, 2024

    • qemu

      Public
      Fork of QEMU for development of lowRISC platforms (including OpenTitan)
      C
      •
      Other
      •5.6k•4•2•1•Updated Oct 30, 2024Oct 30, 2024

    • lowrisc-nix

      Public
      lowRISC Nix Packages and Environments
      Nix
      •
      MIT License
      •5•4•1•1•Updated Oct 30, 2024Oct 30, 2024

    • cheriot-ibex

      Public
      cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
      SystemVerilog
      •
      Apache License 2.0
      •15•0•0•0•Updated Oct 28, 2024Oct 28, 2024

    • opentitan-provisioning

      Public
      Reference OpenTitan Provisioning Infrastructure
      Go
      •
      Apache License 2.0
      •2•0•12•0•Updated Oct 21, 2024Oct 21, 2024

    • crt

      Public
      Compiler Repository Toolkit
      Starlark
      •
      Apache License 2.0
      •13•3•1•2•Updated Oct 17, 2024Oct 17, 2024

    • container-hotplug

      Public
      Hot-plug devices into a Docker container as they are plugged.
      Rust
      •3•6•1•0•Updated Oct 11, 2024Oct 11, 2024

    • ibex

      Public
      Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
      hardwarerisc-vrv32cpucore
      SystemVerilog
      •
      Apache License 2.0
      •543•1.4k•183•25•Updated Oct 1, 2024Oct 1, 2024

    • lowrisc-toolchains

      Public
      UNSUPPORTED INTERNAL toolchain builds
      Shell
      •14•32•10•2•Updated Sep 23, 2024Sep 23, 2024

    • ot-sca

      Public
      Side-channel analysis setup for OpenTitan
      Jupyter Notebook
      •
      Apache License 2.0
      •26•28•26•8•Updated Sep 17, 2024Sep 17, 2024

    • style-guides

      Public
      lowRISC Style Guides
      Creative Commons Attribution 4.0 International
      •123•369•10•1•Updated Sep 13, 2024Sep 13, 2024

    • muntjac

      Public
      64-bit multicore Linux-capable RISC-V processor
      SystemVerilog
      •
      Apache License 2.0
      •10•78•1•0•Updated Sep 12, 2024Sep 12, 2024

    • misc-linters

      Public
      Some Internal Linter Scripts
      Python
      •
      Apache License 2.0
      •12•1•3•2•Updated Aug 23, 2024Aug 23, 2024

    • ibex-demo-system

      Public
      A demo system for Ibex including debug support and some peripherals
      C
      •
      Apache License 2.0
      •42•54•19•7•Updated Aug 23, 2024Aug 23, 2024

    • cheriot-sail

      Public
      Sail code model of the CHERIoT ISA
      TeX
      •
      Other
      •9•0•0•0•Updated Aug 8, 2024Aug 8, 2024

    • sail-riscv

      Public
      Sail RISC-V model
      Coq
      •
      Other
      •166•0•0•0•Updated Aug 8, 2024Aug 8, 2024

    • TestRIG

      Public
      Testing processors with Random Instruction Generation
      Python
      •
      Other
      •8•0•0•0•Updated Jul 31, 2024Jul 31, 2024

    • QuickCheckVEngine

      Public
      A RISC-V TestRIG Verification Engine based on QuickCheck
      Haskell
      •
      BSD 2-Clause "Simplified" License
      •10•0•0•0•Updated Jul 31, 2024Jul 31, 2024

    • riscv-llvm

      Public
      RISC-V support for LLVM projects (LLVM, Clang, ...)
      Shell
      •52•249•46•1•Updated Jul 26, 2024Jul 26, 2024

    • hyperdebug-firmware

      Public
      Hyperdebug Firmware
      Starlark
      •
      Apache License 2.0
      •2•0•0•1•Updated Jul 9, 2024Jul 9, 2024

    • riscv-isa-sim

      Public
      RISC-V Functional ISA Simulator
      C
      •
      Other
      •855•14•0•1•Updated Jul 2, 2024Jul 2, 2024

    • sail

      Public
      Sail architecture definition language
      Isabelle
      •
      Other
      •110•0•0•0•Updated Jul 1, 2024Jul 1, 2024

    • lowrisc.github.io

      Public
      Generated html for the lowRISC site. PRs should go to the source repo https://github.com/lowrisc/lowrisc-site
      HTML
      •9•12•1•0•Updated Jun 25, 2024Jun 25, 2024

    • bazel-release

      Public
      Bazel automated GitHub release process
      Shell
      •
      Apache License 2.0
      •2•1•0•1•Updated Jun 18, 2024Jun 18, 2024

    • lowrisc-web

      Public archive
      lowrisc.org web site sources
      HTML
      •
      Apache License 2.0
      •6•3•8•9•Updated Jun 6, 2024Jun 6, 2024

    • safe-ftdi

      Public
      Nominally-safe Rust wrapper around libftdi.
      Rust
      •
      Apache License 2.0
      •6•0•0•1•Updated Jun 5, 2024Jun 5, 2024

    • opentitan-hyperdebug-shield

      Public
      Apache License 2.0
      •0•1•0•0•Updated May 7, 2024May 7, 2024