MyHdl

MyHdl is a simple framework for generating of hardware and testing.

Verilator internal representation

Python AST is transformed until it is suitable for HDL. Then AST is converted to Verilog/VHDL.