We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
MyHdl is a simple framework for generating of hardware and testing.
Python AST is transformed until it is suitable for HDL. Then AST is converted to Verilog/VHDL.