Verilog: add KNOWBUG test for synthesis of continuous assignments to variables #2485
Annotations
1 error
|
Run the verilog tests
Process completed with exit code 2.
|
Loading