Verilog: set type of implicit nets #2557
Annotations
1 error
|
Run the verilog tests
Process completed with exit code 2.
|
Loading