Skip to content

Verilog: set type of implicit nets #2557

Verilog: set type of implicit nets

Verilog: set type of implicit nets #2557

Triggered via pull request October 4, 2024 01:28
Status Failure
Total duration 3m 15s
Artifacts

pull-request-checks.yaml

on: pull_request
check-ubuntu-20_04-make-clang
1m 36s
check-ubuntu-20_04-make-clang
check-ubuntu-20_04-make-gcc
1m 14s
check-ubuntu-20_04-make-gcc
CentOS 8
59s
CentOS 8
check-macos-14-make-clang
1m 32s
check-macos-14-make-clang
Emscripten build
1m 2s
Emscripten build
check-vs-2022-make-build-and-test
3m 5s
check-vs-2022-make-build-and-test
benchmarking
0s
benchmarking
Fit to window
Zoom out
Zoom in

Annotations

4 errors
CentOS 8
Process completed with exit code 2.
check-ubuntu-20_04-make-gcc
Process completed with exit code 2.
check-macos-14-make-clang
Process completed with exit code 2.
check-ubuntu-20_04-make-clang
Process completed with exit code 2.