Verilog: extract .lower()
method for part select expressions
#1443
syntax-checks.yaml
on: pull_request
check-clang-format
1m 10s