Skip to content

Verilog: $typename #1500

Verilog: $typename

Verilog: $typename #1500

Triggered via pull request October 17, 2024 18:05
Status Success
Total duration 1m 29s
Artifacts

syntax-checks.yaml

on: pull_request
check-clang-format
1m 19s
check-clang-format
Fit to window
Zoom out
Zoom in