Verilog: $typename
#1500
syntax-checks.yaml
on: pull_request
check-clang-format
1m 19s
$typename
#1500