Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Verilog: create_module now returns verilog_module_sourcet #648

Merged
merged 1 commit into from
Oct 25, 2024

Conversation

kroening
Copy link
Member

Instead of storing the module via a side-effect, create_module now returns the verilog_module_sourcet.

This enables nested modules.

@kroening kroening marked this pull request as ready for review August 30, 2024 22:27
Copy link
Collaborator

@tautschnig tautschnig left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

This enables nested modules.

This suggests to me there should be a new test added?

Instead of storing the module via a side-effect, create_module now returns
the verilog_module_sourcet.

This enables nested modules.
@kroening kroening merged commit 49fb6e4 into main Oct 25, 2024
9 checks passed
@kroening kroening deleted the create_module branch October 25, 2024 13:10
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants