Skip to content

Verilog: add KNOWBUG test for synthesis of continuous assignments to variables #729

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
tautschnig merged 1 commit into from
Sep 24, 2024

Verilog: add KNOWBUG test for synthesis of continuous assignments to …

1d9a4cb
Select commit
Loading
Failed to load commit list.
Merged

Verilog: add KNOWBUG test for synthesis of continuous assignments to variables #729

Verilog: add KNOWBUG test for synthesis of continuous assignments to …
1d9a4cb
Select commit
Loading
Failed to load commit list.

Workflow runs completed with no jobs