Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Verilog: $typename #775

Merged
merged 1 commit into from
Oct 17, 2024
Merged

Verilog: $typename #775

merged 1 commit into from
Oct 17, 2024

Commits on Oct 17, 2024

  1. Verilog: $typename 

    This implements SystemVerilog's $typename system function.
    @kroening
    kroening committed Oct 17, 2024
    Configuration menu
    Copy the full SHA
    66769ff View commit details
    Browse the repository at this point in the history