Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Verilog: aval/bval lowering for casts to Bool #783

Merged
merged 1 commit into from
Oct 22, 2024
Merged

Conversation

kroening
Copy link
Member

This implements casing four-valued ava/bval encoded cast to Bool. In particular, values containing x or z cast to false, not true.

This implements casing four-valued ava/bval encoded cast to Bool.  In
particular, values containing x or z cast to false, not true.
@kroening kroening marked this pull request as ready for review October 22, 2024 17:05
@tautschnig tautschnig merged commit 37b32b8 into main Oct 22, 2024
9 checks passed
@tautschnig tautschnig deleted the avalbval-to-bool branch October 22, 2024 20:51
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants