Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Verilog: typechecking for remaining binary expressions #821

Merged
merged 2 commits into from
Nov 16, 2024

Conversation

kroening
Copy link
Member

No description provided.

@kroening kroening marked this pull request as ready for review November 16, 2024 13:19
@tautschnig tautschnig merged commit 3f3fd24 into main Nov 16, 2024
9 checks passed
@tautschnig tautschnig deleted the verilog-tc-binary branch November 16, 2024 19:15
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants