-
Notifications
You must be signed in to change notification settings - Fork 74
Pull requests: intel/intel-xpu-backend-for-triton
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
[LoadStoreOpToLLVM] Improve the block io 2d load lowering for the case that maskConstancyVer < tileHeight.
#5416
opened Nov 3, 2025 by
chengjunlu
Loading…
Rely on
-cl-fp32-correctly-rounded-divide-sqrt for precise divide and sqrt
#5415
opened Oct 31, 2025 by
whitneywhtsang
Loading…
[Helion]: Remove boundaryChecks on load operation using a block ptr/te…
#5363
opened Oct 21, 2025 by
etiotto
Loading…
[NFI]: XPUBackend refactoring to facilitate arch-specific implementations
#5329
opened Oct 16, 2025 by
AndreyPavlenko
Loading…
Add one autotuning config to the flex attention benchmark
#5303
opened Oct 14, 2025 by
admitric
Loading…
[Draft] Support the globaltimer and smid on Intel Arch
#4816
opened Jul 31, 2025 by
chengjunlu
•
Draft
[LoadStoreToLLVM] Refactor the 2D block load lowering.
#4615
opened Jul 4, 2025 by
chengjunlu
•
Draft
[BACKEND] Enhance the remove layout implementation to reduce the duplicated values with different layout in scf.for.
#4527
opened Jun 18, 2025 by
chengjunlu
Loading…
Previous Next
ProTip!
Find all pull requests that aren't related to any open issues with -linked:issue.