Verilog: add KNOWBUG test for synthesis of continuous assignments to variables

Verilog: add KNOWBUG test for synthesis of continuous assignments to variables #1373