Verilog: add KNOWBUG test for synthesis of continuous assignments to variables #1373
Triggered via pull request
September 24, 2024 15:50
kroening
Status
Success
Total duration
1m 16s
Artifacts
–
syntax-checks.yaml
on: pull_request
check-clang-format
1m 8s