Skip to content

Actions: RDSik/si5340-config-loader

Actions

Verilator Simulation

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
main.yml
82 workflow runs
82 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

upd gitignore Verilator Simulation #82: Commit 1bbd5dd pushed by RDSik
1m 40s master
master
1m 40s
Merge branch 'master' of https://github.com/RDSik/si5340-config-loader Verilator Simulation #81: Commit 413205e pushed by RDSik
1m 38s master
master
1m 38s
Update main.yml Verilator Simulation #80: Commit 0fd11ae pushed by RDSik
1m 39s master
master
1m 39s
Update main.yml Verilator Simulation #79: Commit 33df105 pushed by RDSik
1m 41s master
master
1m 41s
Update main.yml Verilator Simulation #78: Commit cc845b3 pushed by RDSik
1m 25s master
master
1m 25s
Update README.md Verilator Simulation #77: Commit ac23eba pushed by RDSik
1m 7s master
master
1m 7s
Delete Dockerfile Verilator Simulation #76: Commit 423e4bb pushed by RDSik
1m 7s master
master
1m 7s
Update main.yml Verilator Simulation #75: Commit ff7585b pushed by RDSik
1m 8s master
master
1m 8s
Update main.yml Verilator Simulation #74: Commit 638f3c2 pushed by RDSik
1m 2s master
master
1m 2s
Update Makefile Verilator Simulation #73: Commit 19e6989 pushed by RDSik
6m 5s master
master
6m 5s
Update Makefile Verilator Simulation #72: Commit 72a86e5 pushed by RDSik
6m 13s master
master
6m 13s
remove gtkw file Verilator Simulation #71: Commit cad0f52 pushed by RDSik
5m 54s master
master
5m 54s
remove interface Verilator Simulation #70: Commit 4eaa669 pushed by RDSik
6m 15s master
master
6m 15s
move make Verilator Simulation #69: Commit 3bfda4f pushed by RDSik
6m 18s master
master
6m 18s
Update Makefile Verilator Simulation #68: Commit 563f389 pushed by RDSik
5m 56s master
master
5m 56s
Update Makefile Verilator Simulation #67: Commit 7b2b2ba pushed by RDSik
6m 28s master
master
6m 28s
Update Makefile Verilator Simulation #66: Commit de81d05 pushed by RDSik
6m 3s master
master
6m 3s
Update Makefile Verilator Simulation #65: Commit 49e33cc pushed by RDSik
5m 39s master
master
5m 39s
Update Makefile Verilator Simulation #64: Commit 553fa7f pushed by RDSik
6m 9s master
master
6m 9s
Update README.md Verilator Simulation #63: Commit 71a0f31 pushed by RDSik
6m 16s master
master
6m 16s
Update Makefile Verilator Simulation #62: Commit f232ab0 pushed by RDSik
5m 59s master
master
5m 59s
Upd gitignore Verilator Simulation #61: Commit 2777896 pushed by RDSik
6m 23s master
master
6m 23s
Update si5340_config_loader_tb.sv Verilator Simulation #60: Commit 524fa60 pushed by RDSik
6m 31s master
master
6m 31s
Upd tb Verilator Simulation #59: Commit 177f007 pushed by RDSik
6m 23s master
master
6m 23s
Upd modelsim simulation Verilator Simulation #58: Commit 0874b28 pushed by RDSik
6m 4s master
master
6m 4s